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We report electronic transport on silicon double and triple dots created with the optimized number of two
gates. Using silicon nitride spacers two dots in series are created below two top gates overlapping a silicon
nanowire. Coupling between dots is controlled by gate voltages. A third dot is created either by combined
action of gate voltages or local doping depending on the spacers length. The main characteristics of the triple
dot stability diagram are quantitatively fitted.
Semiconducting quantum dots are usually made with
three gates: one plunger gate to control the density of
carriers and two gates to control the in and out tunnel-
ing rates. A recent achievement is a controlled silicon
Single Electron Transistor (SET) using only one gate.
This MOS-SET departs from the usual MOSFET1,2 by a
specific design of channel junctions to source and drain.
Tunnel barriers are formed by undoped silicon segments
and a quantum dot is created by accumulation of carriers
below the gate. The undoped silicon barriers sit below
spacers which are used as a mask during source and drain
implantation.
In this work we show that the association of two MOS-
SETs in series — the most natural extension of the sin-
gle MOS-SET — yields both a well controlled double
dot with tunable inter-coupling and a triple dot. Within
other technologies triple dots usually require many gates.
Triple dots have been realized in 2DEG3–5 and in silicon
using top and side gates6. The advantage of a single gate
design becomes crucial when compact arrangements of
multiple quantum dots are required, for instance to create
high fidelity electron pumps, latching switches, quantum
cellular automata7, single-electron-parametron devices8,
non-local interacting qubits9,10 or rectifier devices5,11,12.
Recently silicon quantum dot molecules, i.e. a dou-
ble dot with tunable coupling, have been built with one
larger upper gate plus four side gates13 or three top
gates14. Reducing further the number of gates has been
possible at the cost of stochasticity: a coupled quantum
dot was obtained with two top and one upper gates by
relying on the static disordered potential arising from the
Si/SiO2 buried oxide interface rugosity
15. One advantage
of our technology is that our double and triple dots are
smaller and/or simpler than previously reported3–6,13,14.
Our samples are produced on 200mm silicon-on-
insulator (SOI) wafers in a CMOS platform. A 200nm
long, 20 nm thick and W = 20–60nm wide silicon
nanowire is etched and covered by two Lg = 30–60nm
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FIG. 1. schematic layout of the coupled MOS-SETs: a) long
silicon nitride spacers protecting the central region of SOI
during source-drain implantation (samples 1 and 2). b) with
short spacers a dot is created by implanted arsenic donors in
the central region (sample 3). Below each case the schematic
profiles of the bottom of the conduction band are drawn for
various gate voltages. The horizontal line is the Fermi energy
fixed by the source and drain. c) SEM micrograph of a typical
sample before spacers deposition. The gate length is 60 nm
and the spacing between gate 30 nm. d) Equivalent circuit for
the triple dot system. The capacitance values corresponding
to sample 2 are given in aF.
long polysilicon gates isolated by 5 nm thick SiO2 gate
oxide (Fig. 1). The spacing between gates is Lgg = 30–
60 nm. 15 or 40 nm thick silicon nitride spacers are de-
posited on both sides of the gates. Therefore for samples
with long (40 nm) spacers (samples 1 and 2) the silicon re-
gion between the gates is undoped as it is masked during
the heavy As implantation of the source and drain. On
the contrary it is doped for samples with short (15 nm)
spacers (sample 3). Samples with thinner SOI (10 nm)
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FIG. 2. Source-drain conductance at
T = 1K versus gate voltages for sam-
ple 1: W = 60 nm, Lg = 60 nm, Lgg =
40 nm and 40 nm spacers. From left
(two capacitively coupled MOS-SETs)
to right (single dot) gate-controlled in-
terdot coupling increases.
have also been studied and the increase of the period of
Coulomb blockade oscillations (CBO) shows that the size
of each MOS-SET is further reduced (not shown). The
typical charging energy of our MOS-SETs is 2meV.
Figure 2 shows the drain-source current versus gate
voltages applied on each gate at T = 1K in a device with
40 nm long spacers. Two nominally identical MOS-SETs
appear below the two gates, with CBO periods very con-
stant in gate voltage1. Similar CBO periods and thresh-
old voltages are observed for the two MOS-SETs, illus-
trating the reproductibility of the fabrication process. At
low (Vg1, Vg2) the two dots are decoupled and the 2D
plot exhibits the expected square lattice pattern16 (not
shown). At intermediate (Vg1, Vg2) the dots are capaci-
tively coupled and the 2D plot shows the so-called honey-
comb pattern (Fig. 2, left panel). The gate capacitances
Cg1, Cg2 and the interdot capacitance C12 are estimated
to 40 aF, 40 aF and 20 aF respectively. At large (Vg1, Vg2)
the tunnel coupling becomes non negligible and the 2D
plot exhibits characteristic wandering anti-diagonals14,16
(Fig. 2, central panel). At even larger gate voltages the
two dots merge into a single island (Fig. 2 right panel).
In that case the period along the diagonal in (Vg1, Vg2)
plot is half that of the two separated dots, as expected
since the gate capacitance is approximately twice larger
for the single merged dot. This evolution, similar to the
ones reported in Ref. 14 and 15, shows that a tunable
double dot is obtained with only two gates. The ab-
sence of independent control on the carrier’s number and
interdot coupling is compensated by the compacity and
simplicity of our devices.
The transition from two independent dots towards a
single island is realized by increasing simultaneously the
two gate voltages which both control the potential of
the undoped silicon nanowire segment separating the two
MOS-SETs. This evolution is not monotonic. A pe-
riodic antidiagonal (i.e. constant Vg1 + Vg2 value) pat-
tern is superimposed (see Fig. 3). This period results
from Coulomb blockade on a third intermediate dot cre-
ated in the silicon nanowire, at equal distance from both
gates. It arises from the combined action of the two un-
screened gate potentials in samples with long spacers (see
Fig. 1a). The whole system then behaves as three dots
in series controlled by two gate voltages. In order to
model this triple dot we consider the electrostatic con-
figuration depicted in Fig. 1d. The conductance is sim-
ulated within the orthodox model of Coulomb blockade
without cotunneling2,17. Cotunneling through dot 3 is
nevertheless taken into account as a direct tunnel cou-
pling between dots 1 and 2. For the sake of simplicity
the five tunnel junctions tunneling rates are taken equal.
The capacitance values indicated in Fig. 1d give the best
fit for the periods measured in sample 2. These values
also describe well sample 1. We note that these tunnel
capacitances are larger than their simple planar geomet-
rical approximations (C12 = 20 aF instead of 3 aF for
instance). This effect is attributed to the large polar-
izability of electrons in the tunnel barriers with small
energy height18.
The tunnel coupling between the two MOS-SETs as
well as the occurence of the third dot can also be tuned
by doping. Indeed in samples with small spacers (sample
3) the central region of the SOI nanowire is not pro-
tected and is therefore n-doped (see Fig. 1b). Thus at
zero gate voltages the central region contains electrons.
This doped architecture is reminiscent of the locally im-
planted silicon quantum dots19. The voltage at which
source-drain current is detected at low temperature is
Vg1 = Vg2 ≃ −0.1V in short spacers samples, whereas it
is detected at larger values (+0.2V) in long spacers sam-
ples. The honeycomb pattern for both kind of samples
exhibit similar periods, showing that the characteristics
of each MOS-SET is not affected by the central doping.
On the contrary the central dot is strongly modified: the
period of the anti-diagonals is reduced by a factor 2.5,
which indicates a bigger central dot more capacitively
coupled to gates (see Fig. 3b).
On Fig. 4a a detail of the diagram is shown at lower
temperature (T = 1K) in sample 2 for one of these
anti-diagonals. The corresponding simulation shown in
Fig. 4b reproduces the distorted honeycomb pattern ex-
perimentally observed, except for lines joining the triple
points which are a consequence of cotunneling. The num-
ber of electrons (N1, N3, N2) on each dot is indicated in
Fig. 4b. N1 ≃ 60, N2 ≃ 60, N3 ≃ 20 are determined
by dividing Vg counted from the threshold ( +0.2V) by
the CBO period and the figure is periodic in N1,N2,N3
(see Fig. 3). Far from the degeneracy (N3 ↔ N3 + 1) of
dot 3 one recovers the honeycomb pattern for the double
dot system. Near degeneracy we observe an alternance of
pentagones and diamonds. Up to eight triple points per
cell are predicted for a triple dot4. In case of high symme-
try and perfect matching between the capacitances these
eight points can reduce to four quadruple points4, as ob-
served in both our simulation and data (see Fig. 4).
In conclusion we have shown that the MOS-SET
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FIG. 3. Source-drain conductance ver-
sus gate voltages at T = 4.2K. a)
sample 2: W = 60nm, Lg = 50nm,
Lgg = 50 nm and 40 nm spacers. b)
Sample 3: W = 60 nm, Lg = 60nm,
Lgg = 40 nm and 15 nm spacers. Pe-
riodic anti-diagonals occur at each de-
generacy point of a central dot formed
between the two gates. The period is
2.5 larger for sample 2 (large spacers)
compared to sample 3 (small spacers),
indicating that the central dot is bigger
due to local doping. In that case the
source-drain current appears at lower
gate voltages.
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FIG. 4. a) Source-drain conductance
versus gate voltages for sample 2 at
T = 1K near degeneracy of the cen-
tral dot. Hexagonal cells are distorted
into pentagonal and diamond-shaped
features. b) simulation at T = 1K
of the triple dot sketched in Fig. 1d).
(N1,N3,N2) are indicated with an ar-
bitrary origin ((0,0,0) corresponds to
about (60,20,60)) because the figure is
periodic in N1,N2,N3 .
device1 can be extended to multiple dots with a min-
imal number of gates. A triple dot has been realized
for the first time in silicon with only two control gates.
It consists of two MOS-SETs in series separated by a lo-
cally n-doped or undoped silicon nanowire. The obtained
triple dot is very compact and can be used to design more
complex circuits based on single electron transfers.
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